

GR740 Development Status

GR740 User Day 2022

GR740 - Quad-core LEON4FT Processor



GR740

Quad-Core LEON4F7

System-on-Chip

Value proposition

- Highest performance, wide range of interfaces ٠
- Quad-Core LEON4: SPARC V8, Rad-hard and Fault-Tolerant
- Designed as ESA's Next Generation Microprocessor, NGMP ٠
- LEON Technology re-use of Development and Software ecosystem ٠
- SEU errors corrected without software interruption •
- Low risk, off-the-shelf product
- QML Q/V qualified ٠
- Excellent performance/watt ratio
 - Very low power, < 3 W (core typical) •
 - Performance 1700 DMIPS (1000 MIPS) •

Applications

- High-performance general-purpose processing
- Symmetric and asymmetric multiprocessing ٠
- Shared resources can be monitored to support mixed-criticality applications

For more information -> GR740 webpage






GR740 - Quad-core LEON4FT Processor



Features

- Fault-Tolerant quad-core LEON4 processor
 - SPARC V8 integer unit with 7-stage pipeline
 - 8 register windows
 - 4x4 KiB instruction and 4x4 KiB data caches, EDAC protected
- Double-precision IEEE-754 FPU (1 FPU/Core)
- 250 MHz system frequency
- >1700 DMIPS (1000 MIPS)
- Typical core power consumption < 3W
- 2 MiB Level-2 cache
- 64-bit PC100 SDRAM memory interface with Reed-Solomon EDAC
- 8/16-bit PROM/IO interface with EDAC
- CPU and I/O memory management units
- Multi-core and multi-thread support (SMP & AMP)
- Support for time synchronisation with SpaceWire TDP controller



Interfaces

- SpaceWire router with 8 SpaceWire links (300 MHz)
- 2x 10/100/1000 Mbit Ethernet interfaces
- MIL-STD-1553B interface
- 2x CAN 2.0 controller interface

- 2x UART, SPI, Timers and watchdog, 16+22 pin GPIO
- PCI Initiator/Target interface
- JTAG

GR740 - QML-V qualified!





DEFENSE LOGISTICS AGENCY licrocircuit Cross-Reference

May 6, 2022 H	lome				L
New SMCR Search		Part N	Number / Key Word Searc	:h Results	1
	Caution: Do not use Vendor SMD or MIL-M-38510 slash shee		is acquired to this number may n	ot satisfy the performance requirements of the Standard PN as specified in the	
Standard PN contains 21204 Show only QML parts Show only radiation hardene					
Previous 1 v Next		Total Recor	ds Received: 7		
Standard PN	Source	Vendor PN	EOL Date	Description	
5962F2120401QXF	STMICRO	GR740-MSQ-CG625		PROCESSOR, SPARC V8, LEON4, QUAD CORE	
5962F2120401QZC	STMICRO	GR740-MSQ-LG625		PROCESSOR, SPARC V8, LEON4, QUAD CORE	
5962F2120401VXF	STMICRO	GR740-MSV-CG625		PROCESSOR, SPARC V8, LEON4, QUAD CORE	
5962F2120401VZC	STMICRO	GR740-MSV-LG625		PROCESSOR, SPARC V8, LEON4, QUAD CORE	

Last Updated: April 19, 2022 11:10


LTR						DE	SCRIP	PTION						1	DATE	YR-M	O-DA)		A	PPRO	WED	_
														1				+				_
	-													+				+				_
	-													+				+				
														Т				Т				
	-	_	_	_	_	_	_	_		_	_	_	_	+	_	_	_	+	_		_	_
	-													+				+				
																						見なる数
			ET OF	THIS	DRA	MING	HASI	BEEN	REPLA	CED.												国家活業
Revision Status			ET OF	: THIS	DRAI	MING	HASI	SEEN	REPLA	CED.												
THE ORIGINA Revision Status REV SHIFFT	of She	ets						BEEN	REPU	CED.			-	-			-	-				
Revision Status			ET OF	THIS 48	DRAI 49	MING 50	HAS I	BEEN	REPU	CED.												回気の数
REV REV SHEET REV	of She	ets						BEEN	REPL/	CED.	33	34	35	36	37	38	39	40	41	42	43	
Revision Status REV SHEET REV SHEET REV	of She 45 23	46 24	47 25	48 26	49	50	51	30	31	32					-				-			
Revision Status REV SHEET REV SHEET REV SHEET	of She 45	ets 46	47	48	49	50	51				33	34	35	36	37	38	39	40	41	42	43	
tevision Status REV SHEET REV SHEET REV SHEET PMIC N/A	of She 45 23 1	46 24 2	47 25 3	48 26	49 27 5 PR	50 28 6 EPAR Phy	51 29 7 ED 87	30	31	32		12	13 C	14 DLA	15 LAN	16 ID AI S, OI	17 ND M	18 ARIT 4321	19 IME 8-399	20	21	
tevision Status REV SHEET REV SHEET REV SHEET PMIC N/A ST MICI	45 45 23 1 AND ROCI	46 24 2 RCU	47 25 3	48 26	49 27 5 PR	50 28 6 Phi ECKE	51 29 7 ED B H. N	30 8 /	31	32		12	13	14 DLA	15 LAN	16 ID AI S, OI	17 ND M	18 ARIT 4321	19 IME 8-399	20	21	
REV REV SHEET REV SHEET REV SHEET PMIC NIA ST MICI D	af She 45 23 1 1 AND ROCI RAW	46 24 2 ARD RCU	47 25 3	48 26 4	49 27 5 PR CH	50 28 6 Phi ECKE	51 29 7 ED 8 H. N 0 BY	30 8 / guyer	31	32	11	12	13 C	14 DLA OLU	15 LAN MBU	16 ID Al S, OI	17 ND M HIO 4	18 ARIT 43211 idanc	19 1ME 8-399 5Mari	20 10	21	22
REV SHEET REV SHEET REV SHEET PMIC NIA ST MICC D THIS DRAID FOR USE B1	AND ROCI RAW	46 24 2 ARD RCU ING S AVA	47 25 3	48 26 4	49 27 5 PR CH	50 28 6 Phy ECKE Phy PROV	51 29 7 ED 8 1 H. N 20 BY 1 H. N 20 BY	30 30 Iguyer Iguyer	31	32	11 MIC R		13 C http: ATIO		15 LAN MBU	16 ID AI S, OI Ia.ml	117 ND M HIO A SSC D, Q	18 ARIT 43211 danc DR, D	19 IME 8-399 IMari DIGIT COF	20 Itime TAL, (RE LI	21 CMC EON	22 DS,
REV SHEET REV SHEET REV SHEET PMIC NIA SHEET PMIC NIA ST MICI D	AND ROCI RAW	46 24 24 22 ARD RCU ING S AVA S AVA S AVA	47 25 3	48 28 4	49 27 5 PR CH	50 28 6 Phi ECKE Phi Phi Phi Nu	29 29 7 2 H. N 2 B B 2 H. N 2 D BY 2 H. N 2 D BY 2 H. N 2 D BY 3 H. N 2	30 s iguyer iguyer vad A	9	32 10	11 MIC R		13 C		15 LAN MBU	16 ID AI S, OI Ia.ml	117 ND M HIO A SSC D, Q	18 ARIT 43211 danc DR, D	19 IME 8-399 IMari DIGIT COF	20 Itime TAL, (RE LI	21 CMC EON	22 DS,
terision Status REV BHEET REV SHEET REV SHEET MICC NIA SHEET MICC NIA SHEET DI THIS DRAI FOR USE BY AND AC DEPARTIN	AND ROCI RAW	46 24 2 2 RCU ING S AVA S OF DE	47 25 3	48 28 4	49 27 5 CH AP	50 28 6 Phi ECKE Phi Phi Phi Nu	29 29 7 ED 87 1 H. N D 87 1 H. N ED 87 1 H. N C 87 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2	30 30 (guyer (ad A 9ROV) 04-18	31 9 9	32 10	11 MIC R		13 http: CIR ATIO CV8		15 LAN MBU CES	16 ID AI S, OI Ia.ml	II7 HIO A ULan ESSC D, Q R, MC	18 43211 dans DR, D UAD DNO	19 IME 8-399 IMari COF LITH	20 Itime TAL, (RE LI	21 CMC EON	22 DS,
terision Status REV BHEET REV SHEET REV SHEET MICC NIA SHEET MICC NIA SHEET DI THIS DRAI FOR USE BY AND AC DEPARTIN	AND ASSAULT AND ROCI RAW	46 24 2 2 RCU ING S AVA S OF DE	47 25 3	48 28 4	49 27 5 CH AP	50 28 6 Phr ECKE Phr Mul AWIN	29 29 7 ED 87 1 H. N D 87 1 H. N ED 87 1 H. N C 87 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 3 2	30 30 (guyer (ad A 9ROV) 04-18	31 9 9	32 10	11 MIC R SP		13 C http: CIR ATIO C V8 C	DLA OLU CUIT N H/ PRO	, PR ARDI CES	16 ID AI S, OF	II7 HIO A ULan ESSC D, Q R, MC	18 43211 dans DR, D UAD DNO	19 IME 8-399 IMari COF LITH	20 Itime TAL, 0 RE LI IC SI	21 CMC EON	22 DS,



25 丶







GR740 - PBGA project completed!

ESA contract 4000129200/19/NL/CLP - **GR740 in Plastic Package** completed

ESCC-Q-60-13C class 2 evaluation ongoing





European Space Agency

GR740 - Quad-core LEON4FT Processor



Part no.	Processor core	Clock freq. (MHz)	Perf. (DMIPS)	TID krad (Si)	SEL LET (MeV- cm^2/mg)	Power cons.	Package	Temp. range	Qualification status	Availability	Development board
GR740 SMD: 5962- 21204	Quad- Core LEON4FT	250	>1700 *	300	> 125	< 2W at 40 °C*	625-Pin Ceramic Land Grid Array	-40°C / +125°C (junction)	QML Q/V	Now	
GR740 SMD: 5962- 21204	Quad- Core LEON4FT	250	>1700 *	300	> 125	< 2W at 40 °C*	625-Pin Ceramic Column Grid Array	-40°C / +125°C (junction)	QML Q/V	Now	<u>GR-CPCI-GR740</u> <u>GR-VPX-GR740</u>
GR740 PBGA	Quad- Core LEON4FT	250	>1700 *	300	> 125	< 2W at 40 °C*	625, PBGA	-40°C / +105°C (case)	ESCC-Q-60-13C class 2 evaluation ongoing	Prototypes availableFlight Models	



* For more information: https://www.gaisler.com/doc/gr740/GR740-VALT-0010.pdf

GR-CPCI-GR740 Development Board

Development board designed to support development and fast prototyping of systems based on the GR740

Features

- GR740 quad-core 32-bit fault-tolerant LEON4FT SPARC V8 processor
- cPCI interface (32 bit) configurable with jumpers for Host or Peripheral operation
- PCI arbiter implemented in separate on-board FPGA
- On-board memory:
 - SDRAM SODIMM module Delivered with two 256 MiB modules that provide a total 256 MiB of accessible data RAM plus ECC check bits
 - Parallel Boot Flash 64 Mbit (16 bit wide x 4M or 8 bit wide x 8M)
 - Additional memory via memory expansion connector
- Development Box GR-CPCI-GR740-BOX is available





GR-CPCI-GR740 Development Board



Front panel interfaces:

- Dual 10/100/1000 Ethernet interface
 2x RJ45
- 8x SpaceWire interfaces (8x MDM9S)
- SpaceWire debug communications link (MDM9S)
- 16-bit General purpose I/O (34 pin 0.1" ribbon cable style connector)
- FTDI Serial to USB Debug interface
 - FT4232HL with USB-Mini-AB
- LED indicators connected to GPIO signals
- DIP switch for bootstrap and PLL interface configuration
- Push button switch for reset and toggle switch (on/off) for DSU break

Interfaces at back edge of board:

- cPCI interface (32-bit), configurable for Host or Peripheral slot
- Input power connector: 5V nominal

Interfaces on-board:

- SPI interface on pin headers
- JTAG Debug interface
- 4-pin IDE style power connector
- Assorted jumpers and Test Points for configuration and test of the board

To accommodate the optional/alternative I/O interfaces the accompanying accessory board provides:

- Dual MIL-1553 Interface (Transceiver/Transformer and D-sub 9 Male connector)
- Dual CAN Interface (CAN Transceivers and two D-sub 9 Male connectors)
- Two Serial UART (RS232 transceivers and two D-sub 9 female connectors)
- SPI interface (available via 10 pin header)

GR-VPX-GR740 Development Board



Development board designed to support development and fast prototyping of systems based on the GR740

Features

- Single board computer based on the GR740 quad-core 32-bit fault-tolerant processor
- Use in OpenVPX chassis or stand-alone
 - SpaceWire connectivity to the GR740 and to the FMC connector
- FMC connector
- On-board memory:
 - SDRAM SODIMM module 256 MiB modules provides 128 MiB of accessible data RAM plus ECC check bits.
 - Parallel Boot MRAM 128 KiB & SPI Flash memory 32 MiB
- Front panel interfaces:
 - MIL-STD-1553B Interface (Transceiver/Transformer and D-sub 9)
 - RJ45 10/100/1000 Mbit GMII/MII Ethernet interface (KSZ9021GN)
 - 8-bit General purpose I/O (2x5 pin DIL header)
 - UART/JTAG interface using FTDI Serial-USB converter (FT4232HL/USB-uAB)
 - PPS (Pulse Per Second) input for synchronization (SMB)

• The board is provided together with an FMC mezzanine board (GR-VPX-SPW-MEZZ) which provides two SpaceWire interfaces on the front panel.

See the <u>website</u> for complete information



GR740 MINI Board




Evaluation Board featuring GR740PGBA & UT24C1007 Lattice FPGA

Main features:

- Small form factor
- USB-C connector for debug and power
- 1x Ethernet for communication & debug
- 2x eSATA connectors for SpaceFibre
- 1x Expansion connector with GPIO and SpaceWire
- 256 MiB SDRAM connected to GR740
- DDR2/3 connected to the FPGA
- Availability: 1H2023

(to be available for loan)



GR740 Development Status



Completed:

- Activities from specification to QML-V approval
 - Final presentation with qualification results and lessons learned: https://escies.org/download/webDocumentFile?id=68442
- GR740 plastic package development completed
- Two capable developments boards available
- SBC reference design to be presented today

Development does not stop here:

- Increased allocation of product marketing and engineering resources to improve and expand collateral
- GR740 evaluation board development in progress
- Continuous extensions and improvements of the software ecosystem – GR740 also benefiting from efforts put into successor components
- Lessons still being learned from users designing with the GR740, leading future app and technical notes

